Category | Scientific-professional |
Scientific or art field | Electronics |
ECTS | 5 |
Acquiring knowlegde of basic methods and tools in the field of functional verification of digital electronic systems. Introduction to the basic characteristics of the hardware verification languages.
- ability to create functional veirification plan based on the functional specification of the system - ability to develop a verification environment using some of the existing hardware verification languages (HVLs) - ability to conduct funcional verification of complex digital system using developed verification environment
Importance of verification. Functional verification. Functional verification flow. Verification plan. Verification environment. Basic components of the verification environment. Mesuring coverage of the verification plan. Code coverage. Functional coverage. Verification based on coverage measurement. Functional verification languages "e" and System Verilog. Industrial tools for the functional verification of hardware.
Lectures. Computer labs. Consultations.
Authors | Title | Year | Publisher | Language |
---|---|---|---|---|
2012 | English | |||
2004 | English | |||
2003 | English | |||
2003 | English |
Course activity | Pre-examination | Obligations | Number of points |
---|---|---|---|
Computer excersise defence | Yes | Yes | 50.00 |
Written part of the exam - tasks and theory | No | Yes | 50.00 |
Full Professor
Associate Professor
Assistant - Master
Assistant - Master
Assistant - Master
© 2024. Faculty of Technical Sciences.
Address: Trg Dositeja Obradovića 6, 21102 Novi Sad
© 2024. Faculty of Technical Sciences.